Agastya Seth
Staff AI Engineer. Agentic systems, LLM evals, and AI infrastructure for chip design.
I build AI agents that do real engineering work. At Synopsys I lead agentic AI for hardware-assisted verification, where a single tool run can take a day and the agents have to plan, wait, recover, and report on their own.
Before that I wrote C++ geometry code at Cadence, built NLP systems, and did an M.S. at ASU on LLM safety and LLMs for hardware. I also play piano, mostly improvising.
Selected work
-
Agents that run chip-design flows
An orchestrator that dispatches task agents across 20 to 30 hour EDA runs, and an agent chat engine used by about 800 engineers a month.
-
Glucose estimation from wrist PPG
A conditional VAE that rebuilds motion-corrupted PPG before CNN and Transformer models predict blood glucose. It cut MAE from 29.6 to 25.0 mg/dL and recovered about 2,000 unusable records.
-
Reward alignment for text-to-video
Led bringing ReNO's reward-based noise optimization into Pyramid-Flow. It sharpens single-step image models but blurs hierarchical video ones, and the write-up explains why.
-
LLMs for hardware security and test
Multi-agent LLMs that generate and detect synthetic hardware vulnerabilities, and a focus session on agentic test generation.
-
Evaluating LLM defenses
A systematic look at how LLM safety defenses trade off real protection against over-refusing harmless requests.
-
Privacy-preserving ECG with RL
A PPO agent that transforms ECG data to resist re-identification linkage attacks while keeping it accurate enough for classification.
Experience
Full resume-
Jun 2025 - Present
Sunnyvale, CA
Synopsys
Staff AI Engineer, HAV R&D (Tech Lead, Agentic AI)
-
Graduated May 2025
Tempe, AZ
Arizona State University
M.S. Computer Science (GPA 4.0), Graduate Research Assistant, ACME Lab
-
May 2024 - Aug 2024
San Jose, CA
Cadence Design Systems
Machine Learning Intern, Cerebrus R&D
-
Jul 2020 - Jul 2023
Noida, India
Cadence Design Systems
Software Engineer II, Quantus R&D
-
Aug 2020 - Sep 2021
Remote
LiqVid / Shiv Nadar University
NLP Research Scientist (part-time)
-
Jan 2020 - Jul 2020
Singapore
ViSenze
Data Science Intern
-
Graduated Jun 2020
Greater Noida, India
Shiv Nadar University
B.Tech. Electronics and Communication Engineering, Minor in Mathematics
Publications
6 papers-
ICCD 2025
MALLS: Multi-Agent LLMs for Synthetic Hardware Vulnerability Generation and Detection
-
DATE 2026
Focus Session: Do Agentic LLMs Change the Paradigm of Hardware Test Generation?
-
ACL 2025
UnSeenTimeQA: Time-Sensitive Question-Answering Beyond LLMs' Memorization
- Findings of ACL 2024
-
COINS 2025
REACT: RL-Based Adaptive ECG Anonymization and Privacy Threat Mitigation
-
IEEE TCAD (under review)
LLM-DATA: LLM-Aided Design and Test Automation for Rapid Circuit and Systems Development
Posts
All 25-
Non-Invasive Glucose Estimation from Wrist PPG
Rebuilding motion-corrupted signals with a conditional VAE before predicting blood glucose
-
Reward Alignment for Text-to-Video Models
What happened when we brought ReNO and RAFT from image diffusion to Pyramid-Flow